These are my academic projects done with VHDL
This project aims to implement the E0 crypto algorithm (for bluetooth communication). It is based on LFSR to generate pseudo random bit sequence.
This project implements a trade-off design between ripple carry adders and carry lookahead adders for a 64 bits adder.
This project provides a functionnal model and a RTL model implementing the RISC-V processor design.