Single-cycle-MIPS MIPS processor supporting R-type instructions and also andi, ori, addiu, lw, sw, beq and j instructions as defined in the MIPS Green Sheet.