Juniper/open-register-design-tool
Tool to generate register RTL, models, and docs using SystemRDL or JSpec input
VerilogApache-2.0
Stargazers
- ic7x24Shanghai
- LosiekWarsaw
- yohowo
- jskrochMassachusetts, USA
- WebMonkey007
- kevbrochCA
- zhelnioRussia, Moscow
- cmarquDresden, Germany
- makazmk
- ptractonUSA
- smallzzy
- hjkingWuhan, China
- kevinku0101
- nshar-54
- dromTerra ⴲ
- you2quanShangHai
- lcapossioEverywhere!
- rinku000
- mowsong
- MySunix
- matlupiGenève, CH
- IntuityBristol, UK
- rymaj
- mlinaje
- lvtoto
- tvivt
- tariqafzal
- ishitmakwanaAustin TX, USA
- mytoysShanghai
- meiguwiki
- zklc
- dreamflyings
- StarryLeoChina
- eecsseudl
- sjalloq
- hutu2018