Juniper/open-register-design-tool
Tool to generate register RTL, models, and docs using SystemRDL or JSpec input
VerilogApache-2.0
Watchers
- ahmedalsawi
- bhushana
- BlingBlingKing
- clarkevelo3d
- ClemsonJeeperJuniper Networks
- cz172638
- ebertlandCerebras Systems
- eda-ricercatoreDesign Automation Renegades
- eemailme
- elisacg
- erosh
- goupengzi
- jcpeckBay2Sierra Silicon Services, Inc.
- JeremyKu99
- jeremypruitt@waabi-ai
- jhcloos
- Johnmc104Hangzhou, China
- justicelee
- kanechikayRenesas
- klashVMWare
- MySunix
- nidiya
- nikita-agnisys
- pferguson83
- pshiue
- rakman
- ryansiglabs
- sanjeevs
- sdnellen
- sudhirvitta
- themperek@dectris
- WebMonkey007
- wolfmount
- zhangpengsjtu
- zhangyawuzhua
- zym58931