/Signed-4BIT-Binary-Multiplier_VHDL-FPGA

These are VHDL codes for a signed 4bit multiplier using 4bit adders. Base on Baugh-Wooley Method.

Primary LanguageVHDLMIT LicenseMIT

No issues in this repository yet.