/Design-Moore-FSM-project-via-Quartus-and-ModelSim

Simulate a statement through Moore FSM, With a full explanation. This project was my last additional course project for Verilog in Digital Systems Design during my BS in Computer Engineering

Primary LanguageVerilogApache License 2.0Apache-2.0

No issues in this repository yet.