lakshmi-sathi/avsdpll_1v8
8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x multiplied clock at ~50% duty cycle on tt corner at room temperature.
GPL-2.0
Stargazers
- acharyas12
- Alex-MannToronto, Canada
- andagel
- andars
- beryllineSuffolk, UK
- bhargav333
- britovski
- cfriedtOntario, Canada
- DavidFaraday95
- DeanoC
- Dineshatgbu
- dpengr
- dvdfreitagSalt Lake City
- hossein1387Montreal
- kuby1412@Intel Corporation
- Lakshana3
- lambdabear
- LoesterFrancoDeveloper
- lukamacUNIBO
- luojianshWertheim/Germany
- mkkassemefabless.com
- muscoderOzyegin University
- newhousebEast Coast
- nvandreyMoscow
- OneDeuxTriSeiGo
- pradeepsk13
- prajwalmvAustin TX
- Ristovski
- rsnkhatri3
- spdy1895Working Professional - GPU LOGIC DESIGNER
- supersat@octoml
- Tito047India
- Tristan67
- vibsaahttps://www.quora.com/profile/Vibs-Krishnattrey
- wuxxHangZhou
- yupferrisArm