rggen/rggen-systemverilog

divide implementation of rwc, rwe and rwl

taichi-ishitani opened this issue · 0 comments

taichi-ishitani commented

Divide implementation of rwc, rwe and rwl into individual implementations for each bit field type.