rggen/rggen-systemverilog

Support legacy verilog style array declaration

taichi-ishitani opened this issue · 1 comments

taichi-ishitani commented

Support legacy verilog style array declaration.

wire [7:0] foo[0:7];
taichi-ishitani commented

For legacy Verilog, module cannot have unpacked ports so this feature is not needed.