thedatabusdotio/fpga-ml-accelerator

Pooling Unit is not work well

chenpaopao opened this issue · 0 comments

 If the ce signal is set to 1 on the posedge clk, the valid_op signal of the simulation output is wrong,Pooling model seems not well work。