Simple implementation of RISC-V RV32IM CPU.
Primary LanguageVerilog
Selevy is extremely simple implementation of a sigle-cycle RISC-V CPU in Verilog.