FPGA implementation for UART interface for rx/tx data with support AXI-Stream protocol
MasterPlayer/axis_uart_bridge
FPGA implementation for UART interface for rx/tx data with support AXI-Stream protocol
SystemVerilogMIT
FPGA implementation for UART interface for rx/tx data with support AXI-Stream protocol
SystemVerilogMIT