/riscv-ms-soc

A RISC-V Mixed Signal System-on-Chip(SoC) produced by integrating RVMyth RISC-V Core with Phase Locked Loop(PLL) as a clock multiplier

Primary LanguageVerilogGNU General Public License v3.0GPL-3.0

No issues in this repository yet.