VerilogTests A repository for some modules I made while learning Verilog. Each module comes with a test bench to check the module behaviour. If using iverilog, compile with the -g2012 flag.