/SystemVerilog-Verification---Register-functionalities

Simple register realisation for SystemVerilog Verification

Primary LanguageSystemVerilog

No issues in this repository yet.