/Verilog-UART-Custom-IP

A custom UART IP core. Wrting to bare metal I/O pins independent of the FPGA model.

Primary LanguageVerilogMIT LicenseMIT

Issues