VHDL / System Verilog to Verilog converter, based on Yosys and the plugins ghdl-yosys-plugin and synlig.
Primary LanguagePythonGNU General Public License v3.0GPL-3.0