This is archived. Check this project instead: https://github.com/Risto97/systemc_uvm_env Working example for SystemC-UVM and Verilator simulation