ASIC&FPGA design using VHDL/Verilog/SystemVerilog. Admire Python, smitten with DSP (Digital Signal Processing)