Issues
- 0
- 0
Incompatibility between this repo's `assertions.svh` and lowrisc's `prim_assert.sv`
#238 opened by michael-platzer - 6
- 2
Truncation of `usage_o` port in `fifo_v3` when parameter `DEPTH` is a power of 2
#69 opened by WRoenninger - 0
- 0
- 0
‘steam_join_dynamic’ handshakes unselected streams
#213 opened by otoomey - 7
In stream_xbar module, when flush_i is asserted, ready_o[31] remains unset (not set to 0).
#211 opened by mhayat-10xe - 5
Round robin arbitration is not properly implemented in stream_xbar.sv module
#212 opened by mhayat-10xe - 7
- 4
Found a bug in "stream_xbar" module when two different "sel_i" have same value
#208 opened by mhayat-10xe - 1
Documentation Needed for "stream_xbar.sv"
#207 opened by mhayat-10xe - 0
- 0
Remove deprecated IPs
#203 opened by niwis - 0
Remove wrappers
#202 opened by niwis - 0
No assertions in Verilator
#199 opened by michael-platzer - 0
- 1
spill_register_flushable assertion improvement
#197 opened by tsyw - 0
popcount for INPUT_WIDTH=1
#187 opened by bluewww - 0
Clock divider configuration fails if divider value is 0
#172 opened by fimtrey - 0
a bug in lzc module?
#181 opened by allensted - 2
A gated shift register module
#169 opened by qian-gu - 0
Recent change in verilator broke stuff (or at least that's my understanding of it)
#175 opened by ourspalois - 0
feature/idea: using a multiplexer to iterate between new and old values in clk_int_div
#173 opened by oops408 - 1
`id_queue`: Add support for multidimensional arrays
#145 opened by niwis - 1
missing assertions.svh in common_cells.core
#158 opened by qian-gu - 0
Module Name Overlap with Xilinx Internal
#156 opened by christian-lanius - 0
- 0
cb_filter: Add Vivado IPX compatibility
#149 opened by niwis - 3
casting type typo
#91 opened by jeras - 0
Wrong filename in `Bender.yml`
#134 opened by paulsc96 - 0
clk_div toggles clk output only once
#75 opened by myorbit - 1
Proprietary license in lzc.sv
#102 opened by bluewww - 0
- 0
Basic education instructions.
#116 opened by Xavier2979 - 3
cf_math_pkg tool incompatibilty
#105 opened by stmach - 0
Question about assertion in stream_xbar.sv
#97 opened by dawidzim - 5
stream_register: Error in Synopsys Synplify
#92 opened by SebastianZa - 0
- 0
- 0
Out of bounds `head_tail_q[x]` in `id_queue`
#73 opened by WRoenninger - 1
Use of register macros within common_cells
#68 opened by stmach - 1
Missing Modules in Bender.yml
#63 opened by WRoenninger - 1
Make all deduced parameters `localparam`
#29 opened by andreaskurth - 0
Use synch primitive in CDCs
#41 opened by zarubaf - 1
Naming conflict with "sync" module
#50 opened by Jbalkind - 1
Needed arbiter features
#33 opened by stmach - 0
Add testbenches
#30 opened by zarubaf - 0
- 0
Remove `testmode` from fifos.
#26 opened by zarubaf