stillwater-sc/RISC-V-TensorCore

Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra

VerilogMIT