/RTL_Playground

Verilog code practice using the Xilinx Vivado design suite

Primary LanguageVHDL

RTL_Playground

Verilog code practice using the Xillinx Vivado design suite