zslwyuan/Basic-SIMD-Processor-Verilog-Tutorial

$display statement in design code

itsgurjar opened this issue · 0 comments

itsgurjar commented

can you explain how this code is synthesizable?