/riscv-simple-cpu

Creating a risc-v processor

Primary LanguageSystemVerilog

RISC-V simple CPU

Main characteristics

  • RV32I Zicsr ISA
  • Single-core single-cycle CPU
  • Interruption subsystem
  • Load-Store Unit (LSU)
  • Control and Status Registers unit (CSR)
  • Peripheral device support