/LEON2

The LEON2 is a synthesisable VHDL model of a 32-bit processor conforming to the IEEE-1754 (SPARC V8) architecture.

Primary LanguageVHDLMIT LicenseMIT

Issues